Based on the effective attenuation constant approximation of distributed RLC lines, simplified design guidelines are presented dealing with the line characteristics, termination, and delay estimation of on-chip global interconnects. RC delay models are verified to be still accurate for a wide range of parameters conventionally considered inductive. A new closed-form RLC delay formula is developed when RC models are inadequate. The formula works for both voltage and current-mode signaling and exhibits 10% accuracy of SPICE simulation. This work is suitable for global routing topologies and iterative layout optimization.
INTRODUCTION
Signaling design for high performance VLSI systems has become an increasingly difficult task due to the propagation delay limitation over global interconnects. Unlike local or intermediate interconnects, global interconnects do not scale in length since they communicate signals across a chip [1] . Moreover, global interconnects are typically routed in top metal layers with large cross section to reduce resistance. With increases in signal frequency and signal edge rate, inductance is becoming an important consideration for on-chip signal integrity and timing analysis in global interconnects [2] .
A number of criteria and design guidelines have been proposed or used to determine whether or not inductive effects are significant [2] [3] [4] . They essentially look at whether line attenuation constant is smaller than one and whether signal rise time is much smaller than line flight time. Although these guidelines are very helpful for using modeling and simulation techniques, they are not suitable for the flow of design and optimization tools because the bounds they give are blur and a large range of parameters are not clarified as suitable for either RC or RLC interconnects delay formula.
For the various closed-form analytical formulas of RLC interconnects, a formula based on first and second moments [5] or a formula based on the damping factor of a two-pole system [6] generally implies the same order of moment information, since the first 2q-1 moments can approximate the response of a lower qpole model [7] . These formulas are able to include some extent of non-monotonic information as such they are more accurate than the first-moment-based Elmore Delay [8] . However, much higher orders of moments could be needed to model a transfer system with significant inductive effects, i.e. transmission line effects. Therefore, the formulas without moment order higher than two could only be accurate within a very limited range of parameters.
Another analytical formula models RLC interconnects as both RC distributive line and lossy transmission line and chooses the maximum value as the delay [9] . Unfortunately, this maximum criterion is not true all the time and it ignores the grey region which cannot be modeled by either RC or lossy transmission line model [10] .
In this paper, the effective attenuation constant of distributive RLC lines is computed and used to derive the simplified delay design guidelines. The idea of effective attenuation constant was introduced in [6] . However, unlike their work, this secondmoment-bound constant is not used for delay but only guideline derivation. In the inductive region according to the derived guidelines, a new closed-form delay formula is proposed based on first incident switching. This formula can be applied to both voltage and current-mode signaling design. In the RC region according to the guidelines, RC delay models are verified to be still accurate for RLC interconnects. Also, the guidelines are the first to classify the grey region which cannot be modeled by either RC or lossy transmission line model. This paper is organized as follows. Section 2 reviews the categories of on-chip interconnects. Section 3 presents the effective attenuation constant. Section 4 provides the derivation of the first incident switching delay model and maximum length Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. 
CATEGORIES OF ON-CHIP INTERCONNECTS
Modern technologies optimize their metal layers for three different tasks, lowest level metals for local interconnections; midlevel metals typically for functional unit connection; top layer metals for global signaling and power distribution. One good categorization work [2] divides on-chip interconnects into three categories, short, medium and long lines. Even though short and medium lines with very low resistance and very large drivers will also behave inductively, the very high integration density desired on large chip limits the wiring dimensions and driver sizes for these lines. Hence, short and medium lines can still be represented by RC circuits, and the inductance problem is simplified to determine whether or not inductive effects are important on long global lines.
EFFECTIVE ATTENUATION CONSTANT
For the RLC interconnect line shown in Figure 1 , its transfer function can be written as [11] , , ξ eff is called as the effective attenuation constant and used as the criterion to determine whether inductance effects are significant. By doing this, the interconnect line and the termination impedance are treated as a whole system. ξ eff ≥ 1 indicates a RC region and RC delay models [12, 13] are still adequate, while ξ eff < 1 indicates a RLC region and RLC delay model is required.
MODELING IN RLC REGION 4.1 First Incident Switching Delay Model
In RLC regions, lossy transmission line models become more adequate than distributed RC line models. Since most transmission line analysis is performed in frequency domain, an inverse Laplace transform could be very computation expensive when a transmission line analysis has to span a time interval of several transient times. In this work, instead of deriving a lossy transmission line delay model in frequency domain, a first incident switching delay model is directly obtained in time domain.
The smallest propagation delay on a transmission line is obtained if the first signal arriving at the end of the transmission line has sufficient magnitude to switch the gate. Otherwise, at least one extra round trip time will be needed. For this reason, the closedform formula in RLC regions is derived based on first incident switching to achieve minimum delay.
A transmission line can be modeled at various points along the line by using circuit models [10] . Similarly, we model a lossy transmission line at points I, X and L shown in (9) where V S is the normalized step input voltage and
For modeling point X, the voltage at point X + dh would be, Considering the load capacitance C L , we assume the initial voltage of the first incident switching at modeling point L is zero and the final voltage is the division of two resistors,
Hence, the signal waveform at the load end for the first incident switching can be approximated as,
The rise time for the first incident switching waveform is then derived as, 
Maximum Length Guideline
Due to the slow RC rise time at 90% -100% of the final voltage, it will largely increase the propagation delay if the desired output voltage is designed in this region. Therefore, we have
Combined with (10-12), This equation gives the guideline of the maximum usable length for a lossy transmission line if first incident switching is targeted. It consequently avoids the grey region which cannot be modeled by either RC or lossy transmission line model. More discussion on the grey region can be found in section 5, guideline verification.
Guideline Verification
The effective attenuation constant guideline (8) and the maximum length guideline (18) indicate the RLC, grey, and RC regions in Figure 4 (a), and the RLC and grey regions in Figure 4 (b). We use the proposed first incident switching model (16) for RLC region and the RC model [12] for RC region. The results present very good convergence with SPICE simulation in both regions. RC models are found to be still valid on a long inductive line as long as the effective attenuation constant indicates it is in RC region.
The maximum length guideline constrains the failing point of first incident switching in the grey region. Since the failing point determines if one extra round trip time is needed, deviation of line or termination parameters in this region could change propagation delay with a leap as such it causes more severe problems on timing estimation. Hence, although the delay formula in grey region is still theoretically derivable by using inverse Laplace transform or convolution method, the maximum length guideline suggests avoiding to design in this region.
To verify the guidelines proposed in (8) and (18) 
CONCLUSIONS
In this paper, simplified design guidelines are presented to optimize line characteristics and termination for the delay design of on-chip global interconnects. RC delay models are verified to be still accurate for a wide range of parameters conventionally considered inductive. A new closed-form RLC delay formula is developed by using first incident switching model. The formula works for both voltage and current-mode signaling and exhibits 10% accuracy of SPICE simulation.
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